


FF6 15.6" Ultra/Slim Intel Shark Bay ULT Platform Block Diagram

PCB 6L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT



Quanta Computer Inc.

PROJECT : FF6

Size Document Number BLOCK DIAGRAM Rev A1

Date: Thursday, February 13, 2014 Sheet 1 of 36

FOR HDMI

(14) IN_D2#
(14) IN_D1#
(14) IN_D0#
(14) IN_CLK#
(14) IN_D2
(14) IN_D1
(14) IN_D0
(14) IN_CLK

DPB_LANE0_N C54
DPB_LANE1_N B58
DPB_LANE2_N B55
DPB_LANE3_N A57
DPB_LANE0_P C55
DPB_LANE1_P C58
DPB_LANE2_P A55
DPB_LANE3_P B57

U19A

C51 DD12_TXN0
C53 DD12_TXN1
C49 DD12_TXN2
A53 DD12_TXN3
C50 DD12_TXP0
B54 DD12_TXP1
B50 DD12_TXP2
B53 DD12_TXP3

eDP

PCI EXPRESS* - GRAPHICS

HSW_ULT_DDR3L

+VCCIOA_OUT R109 24.9/F 4 eDP_RCOMP

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

FOR eDP PANEL

(6) EDP_DISP_UTIL

eDP_RCOMP D20
EDP_DISP_UTIL A43

(14) INT_eDP_AUXP

INT_eDP_AUXN A45

(14) INT_eDP_TXP0

INT_eDP_TXN0 C45

(14) INT_eDP_TXN0

INT_eDP_TXN1 A47

INT_eDP_TXN2 C47

INT_eDP_TXN3 A49

eDP_TXN0
eDP_TXN1
eDP_TXN2
eDP_TXN3

TP89 PROC_DETECT#
TP91 CATERR#
(21) EC_PECI EC_PECI

DD11_TXN0
DD11_TXN1
DD11_TXN2
DD11_TXN3
DD11_TXP0
DD11_TXP1
DD11_TXP2
DD11_TXP3

(21,25) H_PROCHOT#

R415 56.2/F 4 PROCHOT#

TP86 PROC_PWRGD

R397 10K/F 4

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

TP86 PROC_PWRGD

U19B

PROC_DETECT#
CATERR#
PECI

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#

PROCHOT#


PROCHOT#

PROCHOT#


PROCHOT#


PROCHOT#


Processor pull-up (CPU)




Haswell ULT Processor (DDR3L)










vinafix.com


PCH Pull-high/low(CLG)




PLTRST#(CLG)

Check Q2010 Rise/Fall time less than 100ns


Reserve EDP_HPD opposites circuit!




PLTRST# Buffer




System PWR_OK(CLG)




07








no stuff if use green clock



GPIO Pull UP




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
SDIO_D0 /GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_SDO /I2S0_TXD	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Override							
GPIO0_MOSI /GPIO86	Boot BIOS Selection	PWROK	<table border="1" data-bbox="721 1136 907 1187"><thead><tr><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>LPC</td></tr><tr><td>0</td><td>SPI(Default)</td></tr></tbody></table>	GNT0#	Boot Location	1	LPC	0	SPI(Default)	
GNT0#	Boot Location									
1	LPC									
0	SPI(Default)									
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality							
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up							

☐ PCH SPI ROM(CLG)

Vender	Size	P/N
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
Socket		DFHS08FS023

**Quanta Computer Inc.**



PROJECT : FF6

Size	Document Number
	ULT 6/9(SATA/HDA)



Date: Thursday, February 13, 2014 Sheet 7 of 36

Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA)

PCI/USB OC# Pull-up (CLG)




USB3.0



Cardreader

WLAN

LAN





Cardreader

WLAN




LAN




S


CLOCK SIGNALS




SMBus/Pull-up(CLG)



CLK_REQ/Strap Pin(CL



SMBus/Pull-up(CLG)



Quanta Computer Inc.

PROJECT : FF6

Size	Document Number	Rev
------	-----------------	-----

	ULT 7/9 (PCIE/USB/CLK)	A1
--	-------------------------------	-----------

Date: Thursday, February 13, 2014 Sheet 8 of 36



(6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,25,26)

(6,7,9,10,11)	+3V_DE
---------------	--------


+3V_DEEP_SUS

Lynx Point-LP Platform Controller Hub
(HDA,JTAG,SATA) Haswell (GPIO)


09




GPIO Pull-up/Pull-down(CLG)




Close to EC





Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
Type L(100LAN)	0	0	0	0	0	0
Type H(1G LAN)	0	0	0	0	0	1
	0	0	0	0	0	0
	0	0	0	0	0	0
	0	0	0	0	0	0
	0	0	0	0	0	0







		(6,7,8,9,11,12,13,14,15,16,17,18,19,20,21,25,26)	+3V	
(6,12,14,15,17,18,20,25,26)	+5V	(8)	+V1.05S_AUSB3PLL	
		(8)	+V1.05S_ASATA3PLL	
		(8)	+V1.05S_AXCK_LCPPLL	
(4,7,11,20,23,26)	+1.05V	(7,20,21)	+3V_RTC	
(6,9,11,18,20,22)	+3VS5	(2,4,12,13,18,24)	+1.35VSUS	







M_A_DQ[63:0] (3)





CPU Bracket

DDR3-DIMM0, H=4.0, STD
drr-drrsk-20401-tp4b-204p-ldv
DGMK4000416
IC SOCKET DDR3 SODIMM(204P,H4.0,STD)


Place these Caps near So-Dimm0.
1uF/10uF 4pcs on each side of connector




M_B_DQ[63:0] (3)



Local Thermal Sensor




DDR3L SODIMM ODT GENERATION







Place these Caps near So-Dimm1.

1uF/10uF 4pcs on each side of connector




VREF DQ1 M1 Solution







HDMI Conn.


HDMI SMBus Isolation




EMI Solution




Leakage Isolation

Layout note:
0.5A


ESD



(6,7,8,9,10,11,12,13,15,16,17,18,19,20,21,25,26)
(4,7,18,19,20,21,22,23,26,27) +3V
(6,12,15,17,18,20,25,26) +3VPCU
(18,22,23,24,25,26,27,28) +5V
(22,26) +VIN
(22,26) +12VALW




(RTL8106E-CG) 10/100
AL008106001
Co-lay
(RTL8111GS-CGT) 10/100/1000
AL008111007




Trace < 30 mil
Width > 60 mil

Power trace Layout 宽度 > 60mil





Close to Choke L23
SWR mode need stuff C622 & Cz

For RTL8111GS :
*Place Ca and Cb close to each VDD33 pin-- 11, 32
*For surge improvement place C8550 and C8551 close to each VDD33 pin-- 11, 32. (optional)
For RTL8106E : Place Cb and C8549 close to each VDD33 pin-- 23, 32





(6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,25,26) +3V +3VLANVCC





if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)

	U1	R5173/R5174 R5175/R5176
10/100 LAN	RTL8106E-CG AL008106001	NC
10/100/1000 LAN	RTL8111GS-CG AL008111007	CS00002JB38

LAN Transformer 10/100/1000




Reserve for EMI




Share Pin

SD / MMC




CARD READER

CN15




R3X Type


SATA ODD CONNECTOR



15" SATA ODD

High : ODD power down
Low : ODD power on

(21) ZERO_PWR_ODD




Quanta Computer Inc.

PROJECT : FF6


Size	Document Number	Rev
	CR RTS5227E & CR SOCKET	A1

Date: Thursday, February 13, 2014	Sheet 17 of 36
-----------------------------------	----------------


Power Botton Connector




Touch Pad Connector



SATA HDD Connector(Cable type)



FAN




TPM (1.2)



LOCATION	SLB9635T	SLB9655T/SLB9660T
R5182	NC	0R
R5181	0R	NC
R5183	NC	0R
R578	0R	NC
R5184	0R	NC
R5185	NC	0R
R5187	0R	NC
R5186	4.7K	NC
R577	0R	NC
R5188	0R	NC
R580	0R	4.7K


Address

	BADD
HIGH	4EH/4F (default)





ESD










KEYBOARD PULL-UP




USB OCP




ESD




USB OCP



USB 2.0/3.0 Combo




USB 3.0




USB 3.0


Hole



FAN nut



Mini-PCIe nut




(4,7,18,20,21,22,23,26,27) +3VPCU



Quanta Computer Inc.


PROJECT : FF6

Size	Document Number	Rev
	USB3.0/KB	A1
Date:	Thursday, February 13, 2014	Sheet 19 of 36






CLK_OUT_DEBUG EC3 *33P/50V_4

Support Wake Function(Reserve)




Green CLK Circuitry







THERMTRIP# Topology




CPU shutdown




CPU shutdown when over temperature




EC FLASH




Adapter Type check



Battery Status



Power Status




Vender	Size	P/N
Winbond	1MB	AKE3GF50N00 (W25Q80BVSSIG)
Socket		DG008000031

Board ID - NPI


BD0	000	001	010	100	101	110
0.5V PU 100K	ES1	ES2	PP	MR1		
0.5V PU 100K	ES1	ES2	PP	MR1		
0.5V PU 100K	ES1	ES2	PP	MR1		
0.5V PU 100K	ES1	ES2	PP	MR1		
0.5V PU 100K	ES1	ES2	PP	MR1		
0.5V PU 100K	ES1	ES2	PP	MR1		

Size	Document Number	Rev
	EC (IT8528E)	A1
Date:	Thursday, February 13, 2014	Sheet 21 of 36




1.35VSUS & VTT_MEM


$$\begin{aligned} \text{Fuse Rating} &= \\ \text{IR(max)} / (0.75 * 0.75) &= (1.35\text{V} * 8.4\text{A} / 0.9 / 12\text{V}) / 0.5625 \\ &= 1.87\text{A} \end{aligned}$$




+1.35V Volt +/- 5%
Continue current:5.9A
Peak current:8.4A
OCP :Min:10.62A, Max:13.25A_s



V:1.79V to 1.81V
I:32A max
I:14A TDC
OCP: Min 39.45A, Max 42.02A




AC ADAPTOR IN CONN




BATTERY OVP

Latched until remove both BAT and ADP



```
(Typ) trip point of BAT+=13.81V
(Max) trip point of BAT+=14.11V
(Min) trip point of BAT+=13.51V
```

AR1 Battery Connector





TEMP_MBAT voltage :


	System Off	System On
Battery	0V	0V
Adapter	3.3V	3.3V
Battery+Adapter	0V	0V

	REFON Status
Adapter Only	HI
Adapter+Battery	HI
Battery+Power On	HI

Adapter UVP








USB3.0	Port Assignment	Power control pin
PORT1	USB2.0/USB3.0 COMBO 1st	USBPW_ON#(from EC)
PORT2	USB2.0/USB3.0 COMBO 2nd	USBPW_ON#(from EC)
PORT3	NC	N/A
PORT4	NC	N/A

USB2.0	Port Assignment	Power control pin
PORT0	USB2.0/USB3.0 COMBO 1st	USBPW_ON#(from EC)
PORT1	USB2.0/USB3.0 COMBO 2nd	USBPW_ON#(from EC)
PORT2	Camera	N/A
PORT3	NC	N/A
PORT4	NC	N/A
PORT5	Left side USB daughter B	USBPW_ON#(from EC)
PORT6	WLAN	N/A
PORT7	Touch Screen 15" used	TS_ON(from EC)


SATA Master	Port Assignment	Power control pin
SATA0	HDD	N/A
SATA1	NC	N/A
SATA2	NC	N/A
SATA3/PCIE	Card reader	N/A


PCIE	Port Assignment	Control pin
PCIE 5_L0	PEG0	
PCIE 5_L1	PEG1	
PCIE 5_L2	PEG2	
PCIE 5_L3	PEG3	
PCIE 1	NC	
PCIE 2	NC	
PCIE 3	WLAN	
PCIE 4	LAN	

Haswell
ULT




EC
IT8528E






vinafix.com



Power Sequence



FF6 ES2(Rev B).Change List	
Date	Changes Summary
2013/12/05	1. Add R5127/20K for PP-stage board ID.. 2. Change R5126 from 45.3K to 24.3K for PP-stage board ID. 3. Del R5169 bom error. 4. Change L8/L9/L30/L33/L42 footprint from choke-wcm2012-4p to choke-exc24cg900u-4p.
2013/12/10	1. Add fuse(F20) for KB power. 2. Remove +3V power rail from HDD connector. 3. Add fuse(F21) for power board +3VPCU. 4. Add R5179 ~ R5178 ~ USB_OC2# & Del R173/10k for USB2.0 OCP.
2013/12/12	1. Change R402 from 1KQ to 10KQ for can't boot issue. 2. Add C8581/0.1uf for can't boot issue. 3. Del Q24/Q26/R350/R355/R359/R364,not support wireless lan on/off_LED function. 4. Del Q21/R67/R348/R5108, not support MUTE_LED function. 5. Dismount Q59/Q60/Q61/D21/R5177. 6. Del Q6/C606/R553/R552/R551/C604/C607/R456,PC beep function no need. 7. Add R5180/10kQ for PCIE_CLKREQ4# PULL UP. POWER 1. Fixed MBCLK and MBDATA 2. Change CPU supply from 5VAUX to +5V 3. Del PR60, PR61, PR22, PR62, PC42 4. Change PC150 from 1U/16V to 1U/25V 5. Change PC143 footprint from 0603 to 0805 6. Change PC43&PC212 to 47U/25V 7. Change PC6 from 1500p/50V to 2200P/50V
2013/12/13	1. Reverse CN7 pin define for mechanical request. 2. Change F6 Ampere rating from 2A to 3A for meet panel spec. 3. Add R316 & dismount Q18/C8538/R560/R324/Q20 for solve 3V WLAN_P discharge too slow. 4. Add C590/1000pf & Change R309/R312/R313/R318/R321 from 0ohm to 33ohm for EMI request. 5. Change F14 Ampere rating from 0.75A to 0.5A for meet touch pad spec. 6. Add PL14 & del PQ35/PQ41/PQ42/PR105/PR106/PR113/PR199/PC137/PC23/PC141 for +1.05V_MODPHY timing. 7. Change PC162 from 0.022uf to 0.01uf for +1.05V_MODPHY timing.(+1.05V~+3V~1.05V_MPHY)
2013/12/16	1. Add R5181/R5182/R5184/R5185/R5186/R5187/R5188/R5189 for TPM co-layout design. 2. Del R447 & Add net SYS_PWROK_1 for meet power sequence Spec. POWER 1. Change PC187 to 330P/50V 2. Change PR162 from 22.6K to 23.7K 3. Change PC843&PC842 from 47P/50V to 22P/50V
2013/12/17	1. Add R5192 for SYS_PWROK_1,Reserved 2. Del D3/R235 & Add D59,to avoid blinking issue on panel. 3. Add Q62,for reserve clear CMOS by software control.
2013/12/30	1. Del C3,C596 & Change R548 from 0R to 75R for DMIC issue.

vinifix.com

FF6 PP(Rev C).Change List	
Date	Changes Summary
2014/2/6	1.Change FAN1 footprint : 50273-0047n-001-4p-1 2.Change C8554,C8556 from 150uf to 220uf.solve big drop voltage. 3.Change EL25 from 5A to 6A for OCP. 4.Change PF700 from 10A to 6A for OCP. 5.Change PR27 footprint from 0402 to 0603 for against noise. 6.Add PR116,PC140,PC986 for reduce switch noise. 7.Change R5126 from 24.3K to 12K for MRT board id. 8.Change C8581 from 0.1UF to 1UF for can't boot issue.
2014/2/10	1.Add PC987,PQ993,PR765,PR765,PR3181,PR3182,to solve the charge issue (stop charge to RSOC=99%). 2.Del D14 & Add Q8,R5194,R5193. Reserve EC control method since Tcpu00 margin Spec isn't clarified yet.
2014/2/11	1.Change PD731 to BDUDZ16BZ00.The reason is avoiding the Adapter unplug w/Battery, the ACIN signal still remain high level.
2014/2/12	1.Add PR3184. Resevre for solve debounce issue.
2014/2/13	1.Add PD910.The reason is avoiding the Adapter unplug w/Battery, the ACIN signal still remain high level.

vinefix.com